mchapman/Ryujinx-greemdev
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

misc: chore: Use collection expressions everywhere else (except VP9)

Browse Source
This commit is contained in:
Evan Husted
2025-01-26 15:59:11 -06:00
parent 0f857400b6
commit ac838aa81d
59 changed files with 3246 additions and 2452 deletions
Download Patch File Download Diff File Expand all files Collapse all files

64
src/Ryujinx.Tests/Cpu/CpuTestSimdRegElemF.cs
View File

@@ -140,74 +140,74 @@ namespace Ryujinx.Tests.Cpu
#region "ValueSource (Opcodes)"
private static uint[] _F_Mla_Mls_Se_S_()
{
return new[]
{
return
[
0x5F821020u, // FMLA S0, S1, V2.S[0]
0x5F825020u, // FMLS S0, S1, V2.S[0]
};
0x5F825020u // FMLS S0, S1, V2.S[0]
];
}
private static uint[] _F_Mla_Mls_Se_D_()
{
return new[]
{
return
[
0x5FC21020u, // FMLA D0, D1, V2.D[0]
0x5FC25020u, // FMLS D0, D1, V2.D[0]
};
0x5FC25020u // FMLS D0, D1, V2.D[0]
];
}
private static uint[] _F_Mla_Mls_Ve_2S_4S_()
{
return new[]
{
return
[
0x0F801000u, // FMLA V0.2S, V0.2S, V0.S[0]
0x0F805000u, // FMLS V0.2S, V0.2S, V0.S[0]
};
0x0F805000u // FMLS V0.2S, V0.2S, V0.S[0]
];
}
private static uint[] _F_Mla_Mls_Ve_2D_()
{
return new[]
{
return
[
0x4FC01000u, // FMLA V0.2D, V0.2D, V0.D[0]
0x4FC05000u, // FMLS V0.2D, V0.2D, V0.D[0]
};
0x4FC05000u // FMLS V0.2D, V0.2D, V0.D[0]
];
}
private static uint[] _F_Mul_Mulx_Se_S_()
{
return new[]
{
return
[
0x5F829020u, // FMUL S0, S1, V2.S[0]
0x7F829020u, // FMULX S0, S1, V2.S[0]
};
0x7F829020u // FMULX S0, S1, V2.S[0]
];
}
private static uint[] _F_Mul_Mulx_Se_D_()
{
return new[]
{
return
[
0x5FC29020u, // FMUL D0, D1, V2.D[0]
0x7FC29020u, // FMULX D0, D1, V2.D[0]
};
0x7FC29020u // FMULX D0, D1, V2.D[0]
];
}
private static uint[] _F_Mul_Mulx_Ve_2S_4S_()
{
return new[]
{
return
[
0x0F809000u, // FMUL V0.2S, V0.2S, V0.S[0]
0x2F809000u, // FMULX V0.2S, V0.2S, V0.S[0]
};
0x2F809000u // FMULX V0.2S, V0.2S, V0.S[0]
];
}
private static uint[] _F_Mul_Mulx_Ve_2D_()
{
return new[]
{
return
[
0x4FC09000u, // FMUL V0.2D, V0.2D, V0.D[0]
0x6FC09000u, // FMULX V0.2D, V0.2D, V0.D[0]
};
0x6FC09000u // FMULX V0.2D, V0.2D, V0.D[0]
];
}
#endregion